This paper presents a self-reconfigurable adaptive FIR filter system design using dynamic partial reconfiguration, which has flexibility, power efficiency, advantages of configuration time allowing dynamically inserting or removing adaptive FIR filter modules. This selfreconfigurable adaptive FIR filter is responsible for providing the best solution for realization and autonomous adaptation of FIR filters, and processes the optimal digital signal processing algorithms, which are the lowpass, band-pass and high-pass filter algorithms with various frequencies, for noise removal operations. The proposed stand-alone self-reconfigurable system using Xilinx Virtex4 FPGA and Compact-Flash memory shows the improvement of configuration time and flexibility by using the dynamic partial reconfiguration techniques.
Introduction
FIR filters are employed in the majority digital signal processing (DSP) based electronic systems. The emergence of demanding applications (i.e., software defined radio, image, audio/video signal processing, coding, smart healthcare systems and sensor filtering, etc.) in terms of power, speed, performance, system compatibility and reusability make it imperative to design the reconfigurable architectures [1] - [3] . Moreover, in case of aerospace application, there is the added concern for fault-tolerant FIR filtering fabrics, which are capable to respond to various malfunctions caused by endogenous or exogenous factors. The FIR filter is a special kind of digital filters and has wide applicability because it has a good characteristic such as linear phase and stability. However some signals which created in complex noise environment has various types of noise. In this case hardware designer must implement a system, which can process distorted signal created by complex noise environments. These reasons require the adaptive FIR filter, which can treat various types of DSP algorithms.
The FPGAs are programmable logic devices that permit the implementation of digital systems by software reconfiguration. They provide an array of logic cells that can be configured to perform a given logic function by means of a configuration bit-stream. Early FPGAs were only capable of full reconfiguration based on downloading complete Manuscript bit-streams. This requires that the operation of the device is interrupted temporarily until a new bit-stream sets each connection and parameter within the FPGAs. However, recent advanced reconfigurable architectures [4] - [7] , which support quick and run-time reconfiguration, can extend the target field of dynamically adaptive hardware significantly. Nowadays FPGAs support partial run-time reconfiguration (RTR), which is based on partial bit-stream and only affects part of the device. In the case of RTR, only specific functions are temporarily unavailable while being altered/ upgraded. Currently the following reconfigurable FPGA devices are equipped with partial RTR capabilities: the Virtex/ E/II/II pro/4 families from Xilinx, the AT40K family from Atmel, the ORCA2/3/4 and ispXPGA families from Lattice Semiconductors. However, only the Xilinx FPGAs offer capacity for SoC design [8] .
Previous researches have been proposed FIR filter implementation using the partial reconfiguration, in which a given subset of internal components was partially reconfigured by a host-computer [6] , [7] . Dynamic partial reconfiguration (DPR) allows the certain areas of the FPGA device to be reconfigured while other areas remain operational and unaffected by the reprogramming [6]- [10] . Previous paper [11] presented ubiquitous evolvable hardware (u-EHW) system, in which rEHW chip features FIR filter evolution capability, which is realized using a genetic algorithm (GA). Nowadays, self-reconfigurable systems generate a special interest on the field, given autonomy they provide. This paper presents a stand-alone self-reconfigurable adaptive FIR filter system using the DPR method and configuration memory on the XILINX Virtex4 FPGAs. Especially the proposed system can process noise removal operations of electrocardiogram (ECG) for heart disease diagnosis. Control signals known as GA chromosomes are inputted by external GA processor. This system is designed for fast FPGA reconfiguration operations with minimal physical hardware component count and complexity, while maintaining the desirable features of a reconfigurable platform such as configuration bit-stream read-back and dynamic reconfigurability features. In the proposed system, the partial bit-streams can be stored in Compact-Flash (CF) memory without using host-computer. By selecting the certain partial bit-stream in the CF memory, the self-reconfigurable adaptive FIR filter system can be reconfigured dynamically and automatically. This paper discusses the requirements and design of this hardware system. Section 2 describes the design rule of partial reconfig-Copyright c 2007 The Institute of Electronics, Information and Communication Engineers uration platform. The proposed self-reconfigurable adaptive FIR filter system architecture is presented in Sect. 3. Section 4 describes the implementation method of selfreconfigurable adaptive FIR filter system on a partial reconfigurable FPGA platform. In Sect. 5, the partial selfreconfiguration mechanism in the proposed system is discussed. Section 6 presents the experiments and results on the proposed system. Finally, the conclusion is given in Sect. 7.
Design Rule of Partial Reconfiguration
Many researchers have been proposed many partial reconfiguration methods (JBits, PARBIT, etc.) [2] , [3] . But these methods are difficult to apply real application because these methods reconfigure the gate-level based. Recently, more flexible module based partial reconfiguration method was proposed by Xilinx and can reconfigure the system-level based [7] - [10] . This module based partial reconfiguration method can be adapted the Xilinx FPGAs, both Virtex and Spartan Series. There are two major features in the partial reconfiguration method [10] . One is a usage of slice based bus macro and the other is an area constraint for partial reconfiguration modules (PRM). Slice based bus macros provide a means of locking the routing between PRM and the base design, making the PRM pin compatible with the base design. As a result all connections between the PRM and the base design must pass through the bus macros, with the exception of clock signal. Hardwired slice based bus macro guarantees that routing channels between modules remain unchanged, avoiding contentions inside the FPGA and keeping correct inter module connection even though each time partial reconfiguration is performed. The partial reconfiguration design method provides various types of bus macro in terms of device, direction and synchronicity. Bus macro must place on the module boundary.
The conventional method of partial reconfiguration [7] - [9] has strict rules of PRM for setting area constraints. For example, the area for PRM has four slice minimum width and always the full height of the target de- vice. However, the design rules of new partial reconfiguration [10] can support more flexible than previous one. Hardware designer is able to apply flexible rectangular region of PRM, which can guarantee area efficiency and efficient resource usage of FPGA.
Self-Reconfigurable Adaptive FIR Filter System Architecture
The self-reconfiguration considers a scenario, where a FPGA reconfigures itself using its own local resources. The platform is thus totally independent as it does not require an external source to provide a bit-stream and to decide whether to self-reconfigure. This approach benefits of an autonomous reconfiguration with limited upgradeability. A prototype of self-reconfigurable adaptive FIR filter system architecture is designed and developed as shown in Figs. 1 and 2. An original signal can be distorted variously in complex noise environment. In this case, the restoration from the distorted signal to the original signal may need the adaptive FIR filter [1] . For example, the original signals can be added with high and low frequency noise. Thus the multistage FIR filter needs to eliminate the noise from the complex noise environment, and it is more efficient than single FIR filter. Figure 1 shows the adaptive FIR filter macro module, which can configure minimum 6 to maximum 20 taps FIR filter operation. This adaptive FIR filter macro module was implemented by using ten basic multiplyaccumulate (MAC) unit and a coefficient generator. The self-reconfigurable adaptive FIR filter system consists of maximum three adaptive FIR filter macro modules, control manager on FPGA and a system ACE module as shown in Fig. 2 . The adaptive FIR filter macro modules and control manager are implemented on Xilinx Virtex4 FPGA, which interfaces with the system ACE module via the JTAG interface for configuration. The control manager as being part of the FPGA design constitute the 'Fixed region' of the FPGA, which is not modified in a partial self-reconfigurable operation. The rest of the FPGA will be reconfigured entirely. The adaptive FIR filter macro modules can be reconfigured dynamically, when they need to require the multi-stage FIR filter for various DSP algorithms. The self-reconfigurable adaptive FIR filter processes the DSP algorithms, i.e., lowpass, band-pass, and high-pass filter algorithms with various frequencies.
The optimal FIR filter function can be searched and selected by GA chromosome signals. The chromosome sig-nals are generated by external GA processor and used for configuration of adaptive FIR filters. The 30-bits chromosome signals are consisted of three stage 10-bits control data for each filter configuration, which defines the types of optimal filter, cutoff frequency, and filter order. If 1st and 2nd stage FIR filters are used, then first 20-bits data is valid and last 10-bits data is putted by logical 0. The detailed GA chromosome signals are defined as shown in Fig. 3 .
The control manager consists of a partial reconfiguration controller and a FIR filter controller. When the chromosome input, which includes the information for the number of filter to be used, comes in the control manager, the partial reconfiguration controller decodes the chromosome signals and then sends the proper address and reset signals to system ACE module. The adaptive FIR filter macro module's bitstreams in the CF memory are moved to FPGA for the DPR. After the DPR, the FIR filter controller decides the FIR filter type and order information (or the number of taps). The detailed DPR and self-reconfiguration mechanism will be discussed in Sect. 5.
FPGA Implementation
This section describes the implementation method of selfreconfigurable adaptive FIR filter system on a partial-reconfigurable FPGA platform, which can reconfigure 1, 2 and 3stage FIR filters partially. The whole system is implemented on a XILINX Virtex4-LX60 FPGA device. Figure 4 shows the partial reconfiguration design flow and the implementation steps [10] .
HDL Design Description and Synthesis

Top Level Design
In this part, designer must consider each sub-module interconnection using the bus macro. Top-level module description must only contain I/O, clock primitive, base design, PRMs, bus macro instantiations and signal declarations. The base design and each PRM must be connected through the bus macro.
Base Design
Base design module is static design module, in which the base design module will not reconfigure even if DPR is performed. Therefore, this step is the same with traditional HDL design method. But designer must consider input and output assignment rule for partial reconfiguration platform. In the proposed self-reconfigurable adaptive FIR filter design, the control manager is implemented by the base design.
PRM Design
There are various kinds of the partial reconfigurable module (PRM), which can be implemented by HDL design method.
The proposed system has three PRMs, which are adaptive FIR filter macro module 1, 2 and 3.
Set Design Constraints
After the HDL design description and synthesis, the next step is to place area constraint on the design for place and route (PAR), and timing constraint to improve the design performance. Design constraints include area group, reconfiguration mode, timing constraint and bus macro location constraints. In the proposed design, each PRM for FIR filter macro module has the area constraint set: 5,600 slices and 15 BRAM except multipliers and FIFO.
Implement Base Design
After setting the design constraints, the base design must be implemented. The information generated by implementing the base design is used for PRM implementation phase. The base design implementation follows three steps: i.e., translate, map and PAR.
Implement PRMs
After the base design is implemented, each PRM must be implemented separately and follows base design implementation steps: i.e., translate, map and PAR. In the proposed self-reconfigurable adaptive FIR filter design, the adaptive FIR filter macro modules were implemented by PRM method.
Merge
The final step in the partial reconfiguration design flow is to merge the top level, base, and PRMs. During the merge step, a complete design is built from each PRM and the base design. In this step, many partial bit-streams for each PRM and initial full bit-streams are created to configure the FPGA. Figure 5 shows the PAR map of adaptive FIR filter macro modules for self-reconfigurable adaptive FIR filter system. In Fig. 5 (b) , the circle area indicates bus macro locations and in Fig. 5 (c) , F1, F2 and F3 area represents the adaptive filter macro module 1, 2 and 3 respectively and B1 dashed area means the base design. All of signals for each PRM and the base design have been routed completely on the target FPGA. 
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Partial Self-Reconfiguration Mechanism
The partial self-reconfiguration mechanism is the most important technique in the proposed system. Many kinds of partial bits-streams, which match with PRMs, are stored in the CF memory on the system ACE module, and can support the multiple configurations for FPGAs. That is, when the system needs to be partial reconfiguration, the specific partial bit-streams in the CF memory are moved to FPGA. Therefore the system ACE solution fits on partial reconfiguration design. In the proposed system, the partial reconfiguration controller can manage this procedure by analyzing current state on the system and input decoded control signals. The partial reconfiguration controller will generate the proper CF memory address for each time of partial selfreconfiguration. Table 1 shows the CF memory address map for the partial self-reconfiguration of the proposed system. When the system powers on, the initial full bit-stream will be configured on the target FPGA. After then the partial reconfiguration controller decodes the control signal input to make the partial reconfiguration. Figure 6 shows the state machine for the partial self-reconfiguration mechanism of the adaptive FIR filters, in which each state (ST1, ST2, ST3) means 1, 2, 3-stage FIR filter state. For example, the current state is 2-stage FIR filter (ST2), in which the FIR filter 1 and 2 are reconfigured.
In 2-stage FIR filter state (ST2), the partial reconfiguration controller decodes the control signals to reconfigure the 3-stage filter. Then the partial reconfiguration controller generates proper address (011) to the system ACE module and then the partial self-reconfiguration will be occurred. If 3-stage filter needs to be reconfigured to 2-stage filter, the partial reconfiguration controller generates the address (110), and then Blank 3 module, which can remove the filter 3, will be uploaded on the target FPGA. If the current state is same as desired next state after the partial reconfiguration, the next partial reconfiguration will generate the DONE signal, in which the system is ready to process the data. When the state changes to ST1⇔ST2, ST2⇔ST3, the partial selfreconfiguration will occur just one time. But when the state changes to ST1⇔ST3, the partial self-reconfiguration needs twice to set the desired state. After the second partial selfreconfiguration is completed, the DONE signal will be generates at this moment. In the Fig. 6 , the number on the arrow line means the number of partial self-reconfiguration operation. Table 2 shows the state table for partial self-reconfiguration, which matches with Fig. 6 .
Experiment and Result
The self-reconfigurable adaptive FIR filter system, which can be reconfigured partially, was implemented on XILINX Virtex4 LX60 FPGA and Avnet system ACE module. Figure 7 shows the test-bed for self-reconfigurable adaptive FIR filter system. First, all of the configuration bit-streams were generated and loaded on the CF memory using the IMPACT tool. Figure 8 shows the dataflow chart of the selfreconfigurable adaptive FIR filter system. When the system starts on, the full bit-stream of 3-stage FIR filter will be configured on the target FPGA initially. The control signal comes in the partial reconfiguration controller and if the next filter state is different with current filter state, the partial reconfiguration controller generates the address/reset signals to selects the partial bit-stream of next FIR filter state in the system ACE module. After then the adaptive FIR filter macro modules will be inserted or removed by partial selfreconfiguration process. If the current filter state is same with the next filter state, the FIR filter controller will select the filter type and number of taps in the adaptive FIR filter macro modules. Finally the adaptive FIR filter macro modules will process the input data and then generate the output data. If new chromosome signal comes in the control manager, the system will perform the above step again. Figure 9 shows the waveforms of the address/reset signals and the FIR filter output. In this case, Fig. 9 (a) shows the partial self-reconfiguration process, in which the 3-stage FIR filter has changed to 2-stage FIR filter by re- configuration of blank 3rd module during the partial selfreconfiguration. Figure 9 (b) shows the filter outputs after the partial self-reconfiguration. Figure 10 shows the comparison of the original ECG and the filtered ECG signal. In this case, GA chromosome is inputted as 34A00000(16) so that 1-stage band-pass filter is configured for upper freq 47 Hz, lower freq 1 Hz and 10 order. The result shows that the filtered ECG signal is much clear than original signal through effective noise removal. Table 3 shows the implementation results, which are the occupied slice number and configuration time of each adaptive FIR filter macro modules on the Virtex4 LX60 FPGA. Each adaptive FIR filter macro module is 20 tap transposed FIR filter structure. The base design and each adaptive FIR filter macro modules are synthesized using the XILINX ISE 8.1 tool. When each adaptive FIR filter macro module is configured autonomously using the proposed sys-tem, the measured configuration time is about 350 sec at each partial self-reconfiguration. However, the configuration time on the conventional system using host computer takes about 11 sec. Therefore the proposed stand-alone system using CF memory reduces the configuration time significantly compared to conventional reconfigurable system using a host computer. Also, the proposed stand-alone selfreconfigurable adaptive FIR filter system is thus totally independent as it does not require an external source to provide a bit-stream and to decide whether to self-reconfigure. Thus, the presented partial self-reconfigurable platform gathers the flexibility of software and the high-performances of hardware.
Conclusion
This paper presents a stand-alone self-reconfigurable adaptive FIR filter system using partial reconfiguration platform, which has flexibility, power-efficiency and configuration time advantage allowing dynamically inserting or removing the partial modules. The proposed method produces a reduction in hardware cost and allows performing partial reconfiguration dynamically, where a reduced bit-stream reconfigures only a given subset of internal components. The presented self-reconfigurable adaptive FIR filter system is responsible for providing the best solution for realization and autonomous adaptation of FIR filters, and is used to process the optimal DSP algorithms for noise removal operations.
